

 \mathbb{R} Real Time Clock / Calendar Module With 126 Interfece

Application Manual

Date: January 2013				Revision N°: 1.0
				1/57
	Headquarters:	Micro Crystal AG	Tel.	+41 32 655 82 82
		Mühlestrasse 14	Fax	+41 32 655 82 83
		CH-2540 Grenchen	Internet	www.microcrystal.com
A COMPANY OF THE SWATCH GROUP		Switzerland	Email	sales@microcrystal.com

TABLE OF CONTENTS

1.	OVERVI	EW	. 5
2.	GENER	AL DESCRIPTION	. 5
3.	BLOCK	DIAGRAM	. 6
4.	PINOUT		.7
5.	PIN DES	CRIPTION	.7
6.	FUNCTIO	DNAL DESCRIPTION	. 8
7.	DEVICE	PROTECTION DIAGRAM	. 8
8.	REGISTI	ER ORGANIZATION	. 9
	8.1. REC	GISTER OVERVIEW	. 9
	8.2. CO	NTROL REGISTERS	10
	8.2.1.	CONTROL 1 (address 00hbits description)	10
	8.2.2.	CONTROL 2 (address 01hbits description)	11
	8.2.3.	CONTROL 3 (address 02hbits description)	11
	8.3. TIM	E AND DATE REGISTERS	12
	8.3.1.	SECONDS (address 03hbits description)	12
	8.3.2.	MINUTES (address 04hbits description)	12
	8.3.3.	HOURS (address 05hbits description)	13
	8.3.4.	DAYS (address 06hbits description)	13
	8.3.5.	WEEKDAYS (address 07hbits description)	14
	8.3.6.	MONTHS (address 08hbits description)	14
	8.3.7.	YEARS (address 09hbits description)	15
	8.4. ALA	NRM REGISTERS	15
	8.4.1.	MINUTE ALARM (address 0Ahbits description)	15
	8.4.2.	HOUR ALARM (address 0Bhbits description)	15
	8.4.3.	DAY ALARM (address 0Chbits description)	16
	8.4.4.	WEEKDAY ALARM (address 0Dhbits description)	16
	8.5. FRE	EQUENCY OFFSET REGISTER	16
	8.5.1.	FREQUENCY OFFSET (address 0Ehbits description)	17
	8.6. TIM	ER AND CLKOUT REGISTERS	18
	8.6.1.	TIMER & CLKOUT (address 0Fhbits description)	18
	8.6.2.	TIMER A CLOCK (address 10hbits description)	18
	8.6.3.	TIMER A (address 11hbits description)	19
	8.6.4.	TIMER B CLOCK (address 12hbits description)	19
	8.6.5.	TIMER B (address 13hbits description)	19
	8.7. RES	SET	20
	8.7.1.	REGISTER RESET VALUES	20
9.	DETAILE	ED FUNCTIONAL DESCRIPTION	21
	9.1. INT	ERRUPT	21

9.2. POWER MANAGEMENT	
9.2.1. STANDBY MODE	23
9.2.2. BATTERY SWITCHOVER	24
9.2.3. BATTERY LOW DETECTION	26
9.3. OSCILLATOR STOP FLAG	27
9.4. DATA FLOW ON THE TIME FUNCTION	27
9.5. ALARM FLAG	29
9.6. ALARM INTERRUPTS	30
9.7. OFFSET	
9.7.1. CORRECTION WHEN MODE = 0	31
9.7.2. CORRECTION WHEN MODE = 1	
9.7.3. OFFSET CALIBRATION WORKFLOW	
9.8. CLKOUT FREQUENCY SELECTION	
9.9. TIMER	
9.9.1. TIMER A	35
9.9.2. TIMER B	
9.9.3. SECOND INTERRUPT TIMER	
9.9.4. TIMER INTERRUPT PULSE	
9.10. STOP BIT FUNCTION	41
10.CHARACTERISTICS OF THE I ² C BUS	43
10.1. BIT TRANSFER	43
10.2. START AND STOP CONDITIONS	43
10.3. SYSTEM CONFIGURATION	
10.4. ACKNOWLEDGE	
11.I ² C BUS PROTOCOL	45
11.1. ADDRESSING	45
11.2. CLOCK AND CALENDAR READ AND WRITE CYCLES	45
11.2.1. WRITE MODE	45
11.2.2. READ MODE AT SPECIFIC ADDRESS	46
11.2.3. READ MODE	46
12.ABSOLUTE MAXIMUM RATING	
13.FREQUENCY CHARACTERISTICS	
13.1. FREQUENCY VS. TEMPERATURE CHARACTERISTICS	
14.DC CHARACTERISTICS	
15.I ² C BUS INTERFACE TIMING	50
15.1. TIMING DIAGRAM	50
16.APPLICATION DIAGRAM	51
17.RECOMMENDED REFLOW TEMPERATURE (LEADFREE SOLDERING)	52
18.PACKAGE	

Real	Time	Clock /	Calendar	Module

18.1. DIMENSIONS AND SOLDERPADS LAYOUT	53
18.2. MARKING AND PIN #1 INDEX	53
	54
	54
19.2. PARTS PER REEL	54
19.3. REEL 7 INCH FOR 12 mm TAPE	55
20.HANDLING PRECAUTIONS FOR CRYSTALS OR MODULES WITH EMBEDDED CRYSTALS	56
21.DOCUMENT REVISION HISTORY	57

RV-8523

RV-8523

I²C-Bus Interface Real Time Clock / Calendar Module

1. OVERVIEW

- RTC module with built-in crystal oscillating at 32.768 kHz
- 1 MHz Fast-mode Plus (Fm+) two-wire I²C interface
- Wide Interface operating voltage: 1.6 5.5 V
- Wide clock operating voltage: 1.2 5.5 V
- Ultra low power consumption: 130 nA typ @ 3.0V / 25 ℃
- Provides year, month, day, weekday, hours, minutes, seconds
- Freely programmable Alarm and Timer functions with interrupt capability
- Low voltage detector, internal power on reset
- Battery backup input pin and switch-over circuit
- INT_1 can be programed either as interrupt or clock output (open-drain)
- Programmable clock output for peripheral devices (32.768 kHz, 16.384 kHz, 8192 Hz, 4096 Hz, 1024 Hz, 32 Hz and 1 Hz)
- Programmable offset register for frequency adjustment
- I²C slave address: read D1h, write D0h
- Available in small and compact package size, RoHS-compliant and 100% leadfree: C3: 3.7 x 2.5 x 0.9 mm

2. GENERAL DESCRIPTION

The RV-8523 is a CMOS real time clock / calendar optimized for low power consumption. Data is transferred serially via an I^2C bus with a maximum data rate of 1000 kbit/s. Alarm and timer functions are available with the possibility to generate a wake-up signal on an interrupt pin. An offset register allows fine-tuning of the clock. The RV-8523 has a backup battery switch-over circuit, which detects power failures and automatically switches to the battery supply when a power failure occurs.

RV-8523

3. BLOCK DIAGRAM



4. PINOUT



#1	V _{DD}	#10	N.C.
#2	INT_1	#9	N.C.
#3	SCL	#8	VBACKUP
#4	SDA	#7	V _{SS}
#5	CLKOUT	#6	INT_2

5. PIN DESCRIPTION

Symbol	Pin #	Description
V _{DD}	1	Power Supply Voltage
INT_1	2	Interrupt_1 Output pin (active LOW) / Clock Output pin; open-drain; requires pull-up resistor
SCL	3	Serial Clock Input pin; requires pull-up resistor
SDA	4	Serial Data Input-Output pin; requires pull-up resistor
CLKOUT	5	Clock Output pin; open-drain; requires pull-up resistor
INT_2	6	Interrupt_2 Output pin (active LOW); open-drain; requires pull-up resistor
V _{SS}	7	Ground
VBACKUP	8	Backup Supply Voltage; tie to GND when not using backup supply voltage
N.C.	9	Not Connected
N.C.	10	Not Connected

6. FUNCTIONAL DESCRIPTION

The RV-8523 RTC module combines a RTC IC with on chip oscillator together with a 32.768 kHz quartz crystal in a miniature ceramic package.

The RV-8523 contains:

- 20 8-bit registers with an auto-incrementing address register
- A frequency divider, which provides the source clock for the real time clock (RTC)
- A programmable clock output
- A 1 Mbit/s I²C bus interface
- An offset register, which allows fine-tuning of the clock

All 20 registers are designed as addressable 8-bit registers although not all bits are implemented:

- The first three registers (memory address 00h, 01h, and 02h) are used as control and status registers
- The addresses 03h through 09h are used as counters for the clock function (seconds up to years)
- Addresses 0Ah through 0Dh define the alarm condition
- Address 0Eh defines the offset calibration
- Address 0Fh defines the clock-out mode and the addresses 10h and 12h the timers mode
- Addresses 11h and 13h are used for the timers

The registers Seconds, Minutes, Hours, Days, Weekdays, Months, and Years are all coded in Binary Coded Decimal (BCD) format. Other registers are either bit-wise or standard binary. When one of the RTC registers is read, the contents of all counters are frozen. Therefore, faulty reading of the clock and calendar during a carry condition is prevented.

The RV-8523 has a battery backup input pin and battery switch-over circuit, which monitors the main power supply and automatically switches to the backup battery when a power failure condition is detected. Accurate timekeeping is maintained even when the main power supply is interrupted.

A battery low detection circuit monitors the status of the battery. When the battery voltage goes below a certain threshold value, a flag is set to indicate that the battery must be replaced soon. This ensures the integrity of the data during periods of battery backup.

7. DEVICE PROTECTION DIAGRAM



8. REGISTER ORGANIZATION

8.1. REGISTER OVERVIEW

The 20 registers of the RV-8523 are auto-incrementing after each read or write data byte up to register 13h. After register 13h, the auto-incrementing will wrap around to address 00h.

Auto-incrementing of the registers:



Address	Function	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
00h	Control 1	CAP	Ν	STOP	SR	12_24	SIE	AIE	CIE
01h	Control 2	WTAF	CTAF	CTBF	SF	AF	WTAIE	CTAIE	CTBIE
02h	Control 3	PM2	PM1	PM0	Х	BSF	BLF	BSIE	BLIE
03h	Seconds	OS	40	20	10	8	4	2	1
04h	Minutes	Х	40	20	10	8	4	2	1
OEb	Hours in 12 h mode	Х	Х	AMPM	10	8	4	2	1
0511	Hours in 24 h mode	Х	Х	20	10	8	4	2	1
06h	Days	Х	Х	20	10	8	4	2	1
07h	Weekdays	Х	Х	Х	Х	Х	4	2	1
08h	Months	Х	Х	Х	10	8	4	2	1
09h	Years	80	40	20	10	8	4	2	1
0Ah	Minute Alarm	AE_M	40	20	10	8	4	2	1
OPh	Hour Alarm in 12 h mode	AE_H	Х	AMPM	10	8	4	2	1
UDII	Hour Alarm in 24 h mode	AE_H	Х	20	10	8	4	2	1
0Ch	Day Alarm	AE_D	Х	20	10	8	4	2	1
0Dh	Weekday Alarm	AE_W	Х	Х	Х	Х	4	2	1
0Eh	Frequency Offset	MODE	Offset val	ue					
0Fh	Timer & CLKOUT	TAM	TBM	COF2	COF1	COF0	TAC1	TAC0	TBC
10h	Timer A Clock	Х	Х	Х	Х	Х	TAQ2	TAQ1	TAQ0
11h	Timer A	128	64	32	16	8	4	2	1
12h	Timer B Clock	Х	TBW2	TBW1	TBW0	Х	TBQ2	TBQ1	TBQ0
13h	Timer B	128	64	32	16	8	4	2	1

Bit positions labeled as "X" are not implemented and will return 0 when read.

Bit position labeled as "N" must always be written with logic 0.

8.2. CONTROL REGISTERS

8.2.1.CONTROL 1 (address 00h...bits description)

Address	Function	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
00h	Control 1	CAP	Ν	STOP	SR	12_24	SIE	AIE	CIE
	-	1							
Bit	Symbol	Value	Descript	ion				Reference	
7	CAP	0 ¹⁾	Must be s	set to logic 0	for normal	operations			
6	Ν	0 ^{1) 2)}	Unused						
		0 ¹⁾	RTC time	circuits run	ning				
5	STOP	1	RTC time RTC divid logic 0 CLKOUT still availa	RTC time circuits frozen RTC divider chain flip-flops are asynchronously set to logic 0 CLKOUT at 32.768 kHz, 16.384 kHz, or 8.192 kHz is still available					
4	CD	0 ^{1) 3)}	No softwa	No software reset Initiate software reset					
4	Sn	1	Initiate sc						
0	10.04	0 ¹⁾	24 hour n	node is sele	cted				
3	12_24	1	12 hour mode is selected						
		0 ¹⁾	Second in	nterrupt disa	bled				
2	SIE	1	Second in	nterrupt ena	bled				
_		0 ¹⁾	Alarm inte	Alarm interrupt disabled					
1	AIE	1	Alarm interrupt enabled						
		0 ¹⁾	No correction interrupt generated						
0	CIE	1	Interrupt cycles	Interrupt pulses are generated at every correction cycles				See section 8.5.	

¹⁾ Default value.
 ²⁾ Bit labeled as "N" must always be written with logic 0.
 ³⁾ For a software reset, 01011000 (58h) must be sent to register Control 1 (see section 8.7.). Bit SR always returns 0 when read.

8.2.2.CONTROL 2 (address	01hbits	description)
-------------------	---------	---------	--------------

Address	Function	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
01h	Control 2	WTAF	CTAF	CTBF	SF	AF	WTAIE	CTAIE	CTBIE
Bit	Symbol	Value	Descripti	on				Reference	e
		0 ¹⁾	No watche	dog timer A	interrupt ge	nerated			
7	WTAF	1	Flag set w Flag is rea Control 2	hen watcho ad-only and	log timer A cleared by	interrupt ge reading reg	nerated ister		
		0 ¹⁾	No counto	down timer A	A interrupt g	enerated			
6	CTAF	1	Flag set w Flag must	/hen countd be cleared	own timer A to clear inte	A interrupt g errupt	enerated		
		0 ¹⁾	No counto	No countdown timer B interrupt generated					
5	CTBF	1	Flag set when countdown timer B interrupt generated Flag must be cleared to clear interrupt						
		0 ¹⁾	No second interrupt generated						
4	SF	1	Flag set w Flag must	Flag set when second interrupt generated Flag must be cleared to clear interrupt					
		0 ¹⁾	No alarm	interrupt ge	nerated				
3	AF	1	Flag set w Flag must	/hen alarm t be cleared	riggered to clear inte	errupt			
		0 ¹⁾	Watchdog	timer A inte					
2	WIAIE	1	Watchdog	Watchdog timer A interrupt is enabled					
	OTALE	0 ¹⁾	Countdow	Countdown timer A interrupt is disabled					
	GTAIE	1	Countdow	Countdown timer A interrupt is enabled					
		0 ¹⁾	Countdow	n timer B in	terrupt is di	sabled			
U	CIBIE	1	Countdow	n timer B in	terrupt is er	nabled			

¹⁾ Default value.

8.2.3.CONTROL 3 (address 02h...bits description)

Address	Function	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
02h	Control 3	PM2	PM1	PM0	Х	BSF	BLF	BSIE	BLIE		
Bit	Symbol	Value	Descripti	on				Reference	e		
7 to 5	PM[2:0]	000 to 111	Battery sv	vitchover an	d battery lo	w detection	control ¹⁾	See section 9.2.			
4	Х	-	Unused								
		0 ²⁾	No battery	No battery switchover interrupt generated							
3	3 BSF		Flag set when battery switchover occurs Flag must be cleared to clear interrupt								
0	DI E	0 ²⁾	Battery status ok								
2	DLF	1	Battery status low; flag is read-only								
1	BSIE	0 ²⁾	No interru BSF	No interrupt generated from battery switchover flag BSF							
		1	Interrupt generated when BSF is set								
0	PLIE	0 ²⁾	No interru	pt generate	d from batte	ery low flag	BLF				
U	BLIE	1	Interrupt g	Interrupt generated when BLF is set							

¹⁾ Default value is 111. ²⁾ Default value.

8.3. TIME AND DATE REGISTERS

Most of these registers are coded in the Binary Coded Decimal (BCD) format. BCD is used to simplify application use. An example is shown for the array SECONDS.

8.3.1.SECONDS (address 03h...bits description)

Address	Function	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
03h	Seconds	OS	40	20	10	8	4	2	1			
Bit	Symbol	Value	Description									
		0	Clock integrity is guaranteed									
7	OS	1 ¹⁾	Clock inte Oscillator	grity is not g has stopped	guaranteed d or been in	terrupted						
6 to 0	Seconds	0 to 59	This register holds the current seconds coded in BCD format									

¹⁾ Startup value.

Secondo voluo io desimol	Upper-	digit (ten's	place)	Digit (unit place)			
Seconds value is decimal	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
00	0	0	0	0	0	0	0
01	0	0	0	0	0	0	1
02	0	0	0	0	0	1	0
:	:	:	:	:	:	:	:
09	0	0	0	1	0	0	1
10	0	0	1	0	0	0	0
:	:	:	:	:	:	:	:
58	1	0	1	1	0	0	0
59	1	0	1	1	0	0	1

8.3.2.MINUTES (address 04h...bits description)

Address	Function	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
04h	Minutes	Х	40	20	10	8	4	2	1	
1			Description							
Bit	Symbol	Value	Description	on						
Bit 7	Symbol X	Value -	Description	on						

8.3.3.HOURS (address 05h...bits description)

12 hour mode¹⁾

Address	Function	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
05h	Hours	Х	Х	AMPM	10	8	4	2	1	
Bit	Symbol	Value	Description							
7 to 6	Х	-	Unused							
F		0	Indicates	AM						
5		1	Indicates PM							
4 to 0	Hours	1 to 12	This register holds the current hours in 12 hour mode coded in BCD format							

¹⁾ Hour mode is set by bit 12_24 in register Control 1.

24 hour mode¹⁾

Address	Function	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
05h	Hours	Х	Х	20	10	8	4	2	1
Bit	Symbol	Value	Descripti	on					
7 to 6	Х	-	Unused						
5 to 0	Hours	0 to 23	This register holds the current hours in 24 hour mode coded in BCD format						

¹⁾ Hour mode is set by bit 12_24 in register Control 1.

8.3.4.DAYS (address 06h...bits description)

Address	Function	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
06h	Days	Х	Х	20	10	8	4	2	1
Bit	Symbol	Value	Descripti	on					
7 to 6	Х	-	Unused						
5 to 0	Days ¹⁾	1 to 31	This register holds the current day coded in BCD format						

¹⁾ If the year counter contains a value which is exactly divisible by 4 (including the year 00), the RV-8523 compensates for leap years by adding a 29th day to February.

8.3.5.WEEKDAYS	(address	07hbits	description)
----------------	----------	---------	--------------

Address	Function	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
07h	Weekdays	Х	Х	Х	Х	Х	4	2	1		
Bit	Symbol	Value	Descripti	Description							
7 to 3	Х	-	Unused								
2 to 0	Weekdays	0 to 6	This regis	ter holds the	e current we	ekday					
					1		•				
Weekdays ¹⁾	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
Sunday		х	Х	Х	Х	Х	0	0	0		
Monday		Х	Х	Х	Х	Х	0	0	1		
Tuesday		Х	Х	Х	Х	Х	0	1	0		
Wednesday		Х	Х	Х	Х	Х	0	1	1		
Thursday		Х	X X X X X 1 0					0			
Friday		Х	X X X X 1 0 1						1		
Saturday		Х	X X X X 1 1						0		

¹⁾ Definition may be re-assigned by the user.

8.3.6.MONTHS (address 08h...bits description)

Address	Function	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
08h	Months	Х	Х	Х	10	8	4	2	1
Bit	Symbol	Value	Description						
7 to 5	Х	-	Unused						
4 to 0	Months	1 to 12	This register holds the current month coded in BCD format						
Months		Bit 7	Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0						Bit 0
January		х	Х	Х	0	0	0	0	1
February		Х	X X 0 0 0 1					0	
March		Х	Х	Х	0	0	0	1	1
April		Х	Х	Х	0	0	1	0	0
Мау		Х	Х	Х	0	0	1	0	1
June		Х	Х	Х	0	0	1	1	0
July		Х	Х	Х	0	0	1	1	1
August		Х	Х	Х	0	1	0	0	0
September		Х	Х	Х	0	1	0	0	1
October		Х	X X 1 0 0 0 0						0
November		Х	X X 1 0 0 0 1						1
December		Х	X X 1 0 0 1 0						

8.3.7.YEARS (address 09h...bits description)

Address	Function	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
09h	Years	80	40	20	10	8	4	2	1
Bit	Symbol	Value	Descripti	on					
7 to 0	Years	0 to 99	This register holds the current year coded in BCD format						

8.4.ALARM REGISTERS

The registers at addresses 0Ah through 0Dh contain the alarm information.

8.4.1.MINUTE ALARM (address 0Ah...bits description)

Address	Function	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
0Ah	Minute Alarm	AE_M	40	20	10	8	4	2	1		
Bit	Symbol	Value	Description								
7		0	Minute Ala	arm in enab	led						
7		1 ¹⁾	Minute Alarm is disabled								
6 to 0	Minute Alarm	0 to 59	Minute Alarm information coded in BCD format								

¹⁾ Default value.

8.4.2.HOUR ALARM (address 0Bh...bits description)

12 hour mode¹⁾

Address	Function	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
0Bh	Hour Alarm	AE_H	Х	AMPM	10	8	4	2	1		
Bit	Symbol	Value	Description								
7 ДЕ Н	0	Hour Alarm in enabled									
7		1 ²⁾	Hour Alarm is disabled								
6	Х	-	Unused								
F		0	Indicates	AM							
5		1	Indicates PM								
4 to 0	Hour Alarm	1 to 12	Hour Alarm information in 12 hour mode coded in BCD format								

 $^{\rm 1)}$ Hour mode is set by bit 12_24 in register Control 1. $^{\rm 2)}$ Default value.

24 hour mode¹⁾

Address	Function	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0Bh	Hour Alarm	AE_H	Х	20	10	8	4	2	1
Bit	Symbol	Value	Description	Description					
7		0	Hour Alarm in enabled						
/	AL_H	1 ²⁾	Hour Alarm is disabled						
6	Х	-	Unused						
5 to 0	Hour Alarm	0 to 23	Hour Alarm information in 24 hour mode coded in BCD format						

 $^{1)}$ Hour mode is set by bit 12_24 in register Control 1. $^{2)}$ Default value.

8.4.3.DAY ALARM (address 0Ch...bits description)

Address	Function	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
0Ch	Day Alarm	AE_D	Х	20	10	8	4	2	1	
Bit	Symbol	Value	Descripti	Description						
7 45 5		0	Day Alarm in enabled							
7	AE_D	1 ¹⁾	Day Alarm is disabled							
6	Х	-	Unused							
5 to 0	Day Alarm	1 to 31	Day Alarm information coded in BCD format							

¹⁾ Default value.

8.4.4.WEEKDAY ALARM (address 0Dh...bits description)

Address	Function	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0Dh	Weekday Alarm	AE_W	Х	Х	Х	Х	4	2	1
		-							
Bit	Symbol	Value	Descripti	Description					
		0	Weekday Alarm in enabled						
7	AE_VV	1 ¹⁾	Weekday Alarm is disabled						
6 to 3	Х	-	Unused						
2 to 0	Weekday Alarm	0 to 6	Weekday Alarm information						

¹⁾ Default value.

8.5. FREQUENCY OFFSET REGISTER

The RV-8523 incorporates an offset register (address 0Eh), which can be used to implement several functions, like:

- Aging adjustment •
- Temperature compensation
- Accuracy tuning

8.5.1.FREQUENCY OFFSET (address 0Eh...bits description)

Address	Function	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0Eh	Frequency Offset	MODE	Offset valu	Offset value					
Bit	Symbol	Value	Description						
7	MODE	0 ¹⁾	Offset is made once every two hours						
7	MODE	1	Offset is made once every minute						
6 to 0	Offset	+63/-64	Offset value (see table below)						

¹⁾ Default value.

For MODE = 0, each LSB introduces an offset of 4.34 ppm. For MODE = 1, each LSB introduces an offset of 4.069 ppm. The values of 4.34 ppm and 4.069 ppm are based on a nominal 32.768 kHz clock. The offset value is coded in two's complement giving a range of +63 LSB to -64 LSB.

Offect [6:0]	Offect value in desimal	Offset value in ppm	
Onset [6:0]	Onset value in decimal	Every two hours (MODE = 0)	Every minute (MODE = 1)
0111111	+63	+273.420	+256.347
0111110	+62	+269.080	+252.278
:	:	:	:
0000010	+2	+8.680	+8.138
0000001	+1	+4.340	+4.069
0000000	0 ¹⁾	0 ¹⁾	0 ¹⁾
1111111	-1	-4.340	-4.069
1111110	-2	-8.680	-8.138
:	:	:	:
1000001	-63	-273.420	-256.347
1000000	-64	-277.760	-260.416

¹⁾ Default value.

The correction is made by adding or subtracting clock correction pulses, thereby changing the period of a single second.

It is possible to monitor when correction pulses are applied. To enable correction interrupt generation, bit CIE (register Control 1) has to be set logic 1. At every correction cycle a $\frac{1}{4096}$ s pulse is generated on pin $\overline{INT_x}$. If multiple correction pulses are applied, a $\frac{1}{4096}$ s interrupt pulse is generated for each correction pulse applied.

8.6. TIMER AND CLKOUT REGISTERS

The RV-8523 has three timers:

- Timer A can be used as a watchdog timer or a countdown timer (see section 9.9.1.). It can be configured by using TAC [1:0] in the Timer & CLKOUT register (0Fh)
- Timer B can be used as a countdown timer (see section 9.9.2.). It can be configured by using TBC in the Timer & CLKOUT register (0Fh)
- Second interrupt timer is used to generate an interrupt once per second (see section 9.9.3.)

Timer A and timer B both have five selectable source clocks allowing for countdown periods from less than 1 ms to 255 h. To control the timer functions and timer output, the registers 01h, 0Fh, 10h, 11h, 12h and 13h are used.

Address	Function	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
0Fh	Timer & CLKOUT	TAM	TBM	COF2	COF1	COF0	TAC1	TAC0	TBC	
Bit	Symbol	Value	Description							
7	TANA	0 ¹⁾	Permaner	nt active inte	errupt for tin	ner A and fo	or the secon	d interrupt t	imer	
1	IAW	1	Pulsed in	terrupt for ti	mer A and t	he second i	nterrupt tim	er		
	TDM	0 ¹⁾	Permaner	nt active inte	errupt for tin	ner B				
ь	IBM	1	Pulsed interrupt for timer B							
5 to 3	COF[2:0]	000 ¹⁾ to 111	CLKOUT	frequency s	selection (se	e section 9	.8.)			
		00 ¹⁾ or 11	Timer A is disabled							
2 to 1	TAC[1:0]	01	Timer A is If CTAIE (countdow	s configures (register Co n timed out	as countdo ntrol 2) is se	wn timer et logic 1, th	e interrupt i	s activated	when the	
		10	Timer A is configured as watchdog timer If WTAIE (register Control 2) is set logic 1, the interrupt is activated when timed out						when	
		0 ¹⁾	Timer B is disabled							
0	TBC	1	Timer B is enabled If CTBIE (register Control 2) is set logic 1, the interrupt is activated when the countdown timed out							

8.6.1.TIMER & CLKOUT (address 0Fh...bits description)

¹⁾ Default value.

8.6.2.TIMER A CLOCK (address 10h...bits description)

Address	Function	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
10h	Timer A Clock	Х	Х	Х	Х	Х	TAQ2	TAQ1	TAQ0
Bit	Symbol	Value	Descripti	on					
7 to 3	Х	-	Unused						
		000	4.096 kHz	2					
		001	64 Hz						
0.45.0		010	1 Hz						
2 to 0	TAQ[2:0]	011	¹ / ₆₀ Hz						
		111 ²⁾ 110 100	¹ / ₃₆₀₀ Hz						

¹⁾ Source clock for timer A (see section 9.9.).

²⁾ Default value.

8.6.3.TIMER A (address 11h...bits description)

Address	Function	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
11h	Timer A	128	64	32	16	8	4	2	1
Bit	Symbol	Value	Description						
7 to 0	Timer A	00 to FF	Timer peri Countdow Timer Pe	od in secon n value = n riod= Sourc	n n ce Clock Fr	equency			

8.6.4.TIMER B CLOCK (address 12h...bits description)

Address	Function	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
12h	Timer B Clock	Х	TBW2	TBW1	TBW0	Х	TBQ2	TBQ1	TBQ0		
		•									
Bit	Symbol	Value	Descripti	Description							
7	X	-	Unused								
		000 ¹⁾	46.875 ms								
		001	62.500 m	62.500 ms							
		010	78.125 m	5							
6 to 1	TDW/(0.01 ²⁾	011	93.750 m	S							
5 to 4 IBW[2:0] /	100	125.000 n	125.000 ms								
		101	156.250 n	ns							
		110	187.500 ms								
		111	218.750 n	ns							
3	Х	-	Unused								
		000	4.096 kHz	2							
		001	64 Hz								
		010	1 Hz								
2 to 0 TBQ[2:0] ³⁾	011	¹ / ₆₀ Hz									
	1 1 1 1	111 ¹⁾ 110 100	¹ / ₃₆₀₀ Hz								

¹⁾ Default value.
 ²⁾ Low pulse width for pulsed timer B interrupt.
 ³⁾ Source clock for timer B (see section 9.9.)

8.6.5.TIMER B (address 13h...bits description)

Address	Function	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
13h	Timer B	128	64	32	16	8	4	2	1
Bit	Symbol	Value	Description						
7 to 0	Timer B	00 to FF	Timer peri Countdow Timer Pe	od in secon n value = n riod= Sourc	n n ce Clock Fr	equency			

8.7. **RESET**

A reset is automatically generated at power-on. A reset can also be initiated with the software reset command. Software reset command means setting bits 6, 4 and 3 in register Control 1 (00h) logic 1 and all others bits logic 0 by sending the bits sequence 01011000 (58h), see figure below.



After reset, the following mode is entered:

- 32.768 kHz CLKOUT active
- 24 hour mode is selected
- Register Frequency Offset is set logic 0
- No alarm set
- Timers disabled
- No interrupts enabled
- Battery switchover is disabled
- Battery low detection is disabled

8.7.1.REGISTER RESET VALUES

Address	Function	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
00h	Control 1	0	0	0	0	0	0	0	0
01h	Control 2	0	0	0	0	0	0	0	0
02h	Control 3	1	1	1	Х	0	0	0	0
03h	Seconds	1	-	-	-	-	-	-	-
04h	Minutes	Х	-	-	-	-	-	-	-
05h	Hours	Х	Х	-	-	-	-	-	-
06h	Days	Х	Х	-	-	-	-	-	-
07h	Weekdays	Х	Х	Х	Х	Х	-	-	-
08h	Months	Х	Х	Х	-	-	-	-	-
09h	Years	-	-	-	-	-	-	-	-
0Ah	Minute Alarm	1	-	-	-	-	-	-	-
0Bh	Hour Alarm	1	Х	-	-	-	-	-	-
0Ch	Day Alarm	1	Х	-	-	-	-	-	-
0Dh	Weekday Alarm	1	Х	Х	Х	Х	-	-	-
0Eh	Frequency Offset	0	0	0	0	0	0	0	0
0Fh	Timer & CLKOUT	0	0	0	0	0	0	0	0
10h	Timer A Clock	Х	Х	Х	Х	Х	1	1	1
11h	Timer A	-	-	-	-	-	-	-	-
12h	Timer B Clock	Х	0	0	0	Х	1	1	1
13h	Timer B	-	-	-	-	-	-	-	-

Bit positions labeled as "-" are undefined at power-on and unchanged by subsequent resets.

Bit positions labeled as "X" are not implemented and will return 0 when read.

9. DETAILED FUNCTIONAL DESCRIPTION

9.1. INTERRUPT

Active low interrupt signals are available at pin INT_1/CLKOUT and INT_2. Pin INT_1/CLKOUT has both functions of INT_1 and CLKOUT combined.

INT_1 Interrupt output may be sourced from different places:

- Second timer
- Timer A
- Timer B
- Alarm
- Battery switchover
- Battery low detection
- Clock offset correction pulse

INT_2 interrupt output is sourced only from timer B.

The control bit TAM (register Timer & CLKOUT) is used to configure whether the interrupts generated from the second interrupt timer and timer A are pulsed signals or a permanently active signal. The control bit TBM (register Timer & CLKOUT) is used to configure whether the interrupt generated from timer B is a pulsed signal or a permanently active signal. All the other interrupt sources generate a permanently active interrupt signal, which follows the status of the corresponding flags.

- The flags SF, CTAF, CTBF, AF and BSF can be cleared by using the interface
- WTAF is read only. A read of the register Control 2 (01h) will automatically resets WTAF (WTAF = 0) and clear the interrupt
- The flag BLF is read only. It is cleared automatically from the battery low detection circuit when the battery is replaced

RV-8523

Interrupt block diagram:



Note:

When SIE, CTAIE, WTAIE, CTBIE, AIE, CIE, BSIE, BLIE and clock-out are disabled, then INT_1 will remains high-impedance. When CTBIE is disabled, then INT_2 will remain high-impedance.

9.2. POWER MANAGEMENT

The RV-8523 has two power supply pins:

- V_{DD} - the main power supply input pin
- V_{BAT} the battery backup input pin

The RV-8523 has two power management functions implemented:

- Battery switchover function
- Battery low detection function ٠

The power management functions are controlled by the control bits PM[2:0] in register Control 3 (02h):

PM[2:0]	Function
000	Battery switchover function is enabled in standard mode Battery low detection function is enabled
001	Battery switchover function is enabled in direct switching mode Battery low detection function is enabled
010, 011 ¹⁾	Battery switchover function is disabled - only one power supply (V_{DD}) Battery low detection function is enabled
100	Battery switchover function is enabled in standard mode Battery low detection function is disabled
101	Battery switchover function is enabled in direct switching mode Battery low detection function is disabled
110	Not allowed
111 ^{2) 3)}	Battery switchover function is disabled - only one power supply (V _{DD}) Battery low detection function is disabled

¹⁾ When the battery switchover function is disabled, the RV-8523 works only with the power supply V_{DD} . ²⁾ When the battery switchover function is disabled, the RV-8523 works only with the power supply V_{DD} ; V_{BAT} must be put to ground and the battery low detection function is disabled.

³⁾ Default value.

9.2.1.STANDBY MODE

When the device is first powered up from the battery (V_{BAT}) but without a main supply (V_{DD}), the RV-8523 automatically enters the standby mode. In standby mode the RV-8523 does not draw any power from the backup battery until the device is powered up from the main power supply V_{DD}. Thereafter, the device switches over to battery backup mode whenever the main power supply V_{DD} is lost.

It is also possible to enter into standby mode when the chip is already supplied by the main power supply V_{DD} and a backup battery is connected. To enter the standby mode, the power management control bits PM[2:0] have to be set logic 111. Then the main power supply V_{DD} must be removed. As a result of it, the RV-8523 enters the standby mode and does not draw any current from the backup battery before it is powered up again from main supply V_{DD} .

9.2.2.BATTERY SWITCHOVER

The RV-8523 has a backup battery switchover circuit. It monitors the main power supply V_{DD} and switches automatically to the backup battery when a power failure condition is detected.

One of two operation modes can be selected:

- Standard mode: the power failure condition happens when: $V_{DD} < V_{BAT}$ AND $V_{DD} < V_{th(sw)bat}$
- Direct switching mode: the power failure condition happens when V_{DD} < V_{BAT}. Direct switching from V_{DD} to V_{BAT} without requiring V_{DD} to drop below V_{th(sw)bat}

 $V_{th(sw)bat}$ is the battery switch threshold voltage. Typical value is 2.5 V.

Generation of interrupts from the battery switchover is controlled via the BSIE bit (register Control 2). If BSIE is enabled, the INT_1 follows the status of bit BLF (register Control 3). Clearing BLF immediately clears INT_1.

When a power failure condition occurs and the power supply switches to the battery, the following sequence occurs:

- 1. The battery switch flag BSF (register Control 3) is set logic 1
- 2. An interrupt is generated if the control bit BSIE (register Control 3) is enabled

The battery switch flag BSF can be cleared by using the interface after the power supply has switched to V_{DD} . It must be cleared to clear the interrupt.

The interface is disabled in battery backup operation:

- Interface inputs are not recognized, preventing extraneous data being written to the device
- Interface outputs are high-impedance

Standard mode:

If $V_{DD} > V_{BAT} OR V_{DD} > V_{th(sw)bat}$ the internal power supply is V_{DD} .

If $V_{DD} < V_{BAT}$ AND $V_{DD} < V_{th(sw)bat}$ the internal power supply is V_{BAT} .

Battery switchover behavior in standard mode and with bit BSIE set logic 1 (enabled):



Direct switching mode:

If $V_{DD} > V_{BAT}$ the internal power supply is V_{DD} .

If $V_{DD} < V_{BAT}$ the internal power supply is V_{BAT} .

The direct switching mode is useful in systems where V_{DD} is higher than V_{BAT} at all times (for example $V_{DD} = 5 \text{ V}$, $V_{BAT} = 3.5 \text{ V}$). If V_{DD} and V_{BAT} values are similar (for example $V_{DD} = 3.3 \text{ V}$, $V_{BAT} \ge 3.0 \text{ V}$), the direct switching mode is not recommended. In direct switching mode, the power consumption is reduced compared to the standard mode because the monitoring of V_{DD} and $V_{th(sw)bat}$ is not performed.

Battery switchover behavior in direct switching mode and with bit BSIE set logic 1 (enabled):



Battery switchover disabled, only one power supply (V_{DD}):

When the battery switchover function is disabled:

- The power supply is applied on V_{DD} pin
- V_{BAT} pin must be connected to ground
- The battery flag (BSF) is always logic 0

9.2.3.BATTERY LOW DETECTION

The RV-8523 has a battery low detection circuit, which monitors the status of the battery V_{BAT}.

Generation of interrupts from the battery low detection is controlled via bit BLIE (register Control 3). If BLIE is enabled, the $\overline{INT 1}$ follows the status of bit BLF (register Control 3).

When V_{BAT} drops below the threshold value $V_{th(bat)low}$ (typically 2.5 V), the BLF flag (register Control 3) is set to indicate that the battery is low and that it must be replaced. Monitoring of the battery voltage also occurs during battery operation.

An unreliable battery does not ensure data integrity during periods of backup battery operation.

When V_{BAT} drops below the threshold value $V_{th(bat)low}$, the following sequence occurs:

- 1. The battery low flag BLF is set logic 1
- 2. An interrupt is generated if the control bit BLIE (register Control 3) is enabled. The interrupt remains active until the battery is replaced (BLF set logic 0) or when bit BLIE is disabled (BLIE set logic 0)
- 3. The flag BLF (register Control 3) remains logic 1 until the battery is replaced. BLF cannot be cleared using the interface. It is cleared automatically by the battery low detection circuit when the battery is replaced





9.3. OSCILLATOR STOP FLAG

The OS flag is set whenever the oscillator is stopped. The flag remains set until cleared by using the interface. When the oscillator is not running, then the OS flag cannot be cleared. This method can be used to monitor the oscillator.

The oscillator is considered to be stopped during the time between power-on and stable crystal resonance. This time may be in a range of 200 ms to 2 s, depending on temperature and supply voltage. At power-on, the OS flag is always set.

OS flag:



9.4. DATA FLOW ON THE TIME FUNCTION

Data flow and data dependencies starting from 1 Hz clock tick:



During read/write operations, the time counting circuits (memory locations 03h through 09h) are blocked.

The blocking prevents:

- Faulty reading of the clock and calendar during a carry condition
- Incrementing the time registers during the read cycle

After the read/write access is completed, the time circuit is released again and any pending request to increment the time counters that occurred during the read/write access is serviced. A maximum of one request can be stored; therefore, all accesses must be completed within 1 second.

Access time for read/write operations:



Because of this method, it is very important to make a read or write access in one go, that is, setting or reading seconds through years should be made in one single access. Failing to comply with this method could result in the time becoming corrupted.

As an example, if the time (seconds through hours) is set in one access and then in a second access the date is set, it is possible that the time will increment between the two accesses. A similar problem exists when reading. A rollover may occur between reads thus giving the minutes from one moment and the hours from the next.

Recommended method for reading the time:

- 1. Send a START condition and the slave address for write (D0h)
- 2. Set the address pointer to 3 (Seconds) by sending 03h
- 3. Send a RE-START condition (STOP followed by START)
- 4. Send the slave address for read (D1h)
- 5. Read the seconds
- 6. Read the minutes
- 7. Read the hours
- 8. Read the days
- 9. Read the weekdays
- 10. Read the months
- 11. Read the years
- 12. Send a STOP condition

9.5. ALARM FLAG

Alarm function block diagram:



¹⁾ Only when all enabled alarm settings are matching. It's only on increment to a matched case that the alarm flag is set.

When one or several alarm registers are loaded with a valid minute, hour, day, or weekday value and its corresponding alarm enable bit (AE_x) is logic 0, then that information is compared with the current minute, hour, day, and weekday value. When all enabled comparisons first match, the alarm flag, AF (register Control 2), is set logic 1.

The generation of interrupts from the alarm function is controlled via bit AIE (register Control 1). If bit AIE is enabled, then the $\overline{INT_1}$ pin follows the condition of bit AF. AF remains set until cleared by the interface. Once AF has been cleared, it will only be set again when the time increments to match the alarm condition once more. Alarm registers, which have their AE_x bit logic 1 are ignored. The generation of interrupts from the alarm function is described more detailed in section 9.1.

Next page tables show an example for clearing bit AF. Clearing the flag is made by a write command, therefore bits 2, 1, and 0 must be re-written with their previous values. Repeatedly re-writing these bits has no influence on the functional behavior.

Alarm flag timing:



To prevent the timer flags being overwritten while clearing bit AF, logic AND is performed during a write access. A flag is cleared by writing logic 0 while a flag is not cleared by writing logic 1. Writing logic 1 results in the flag value remaining unchanged.

Flag location in register Control 2:

Address	Function	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
01h	Control 2	WTAF	CTAF	CTBF	SF	AF	-	-	-

The table below shows what instruction must be sent to clear bit AF. In this example, bit CTAF, CTBF and bit SF are unaffected.

Example to clear only AF (bit 3):

Address	Function	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
01h	Control 2	0	1	1	1	0	-	-	-

Note:

The bits labeled as "-" have to be re-written with the previous values.

9.6. ALARM INTERRUPTS

Generation of interrupts from the alarm function is controlled via the bit AIE (register Control 1). If AIE is enabled, the $\overline{INT_1}$ follows the status of bit AF (register Control 2). Clearing AF immediately clears $\overline{INT_1}$. No pulse generation is possible for alarm interrupts.

Example where only the minute alarm is used and no other interrupts are enabled:



9.7. OFFSET

9.7.1.CORRECTION WHEN MODE = 0

The correction is triggered once per two hours and then correction pulses are applied once per minute until the programmed correction values have been implemented.

Correction	pulses for	MODE = 0:
------------	------------	-----------

Correction value	Hour	Minute	Correction pulses on INT_1 per minute ¹⁾
+1 or -1	02	00	1
+2 or -2	02	00 and 01	1
+3 or -3	02	00, 01 and 02	1
:	:	:	:
+59 or -59	02	00 to 58	1
+60 or -60	02	00 to 59	1
+61 or -61	02 03	00 to 59 00	1 1
+62 or -62	02 03	00 to 59 00 and 01	1 1
+63 or -63	02 03	00 to 59 00, 01 and 02	1 1
-64	02 03	00 to 59 00, 01, 02 and 03	1 1

 $^{1)}$ The correction pulses on pin $\overline{\text{INT}_{-1}}$ are $^{1}\!/_{64}$ s wide.

In MODE = 0, any timer or clock output using a frequency below 64 Hz is affected by the clock correction.

Effect of clock correction for MODE = 0:

CLKOUT frequency (Hz)	Effect of correction	Timer source clock frequency (Hz)	Effect of correction
32'768	No effect	4'096	No effect
16'384	No effect	64	No effect
8'192	No effect	1	Affected
4'096	No effect	¹ / ₆₀	Affected
1'024	No effect	¹ / ₃₆₀₀	Affected
32	Affected	-	-
1	Affected	-	-

9.7.2.CORRECTION WHEN MODE = 1

The correction is triggered once per minute and then correction pulses are applied once per second up to a maximum of 60 pulses. When correction values greater than 60 pulses are used, additional correction pulses are made in the 59th second.

Clock correction is made more frequently in MODE = 1; however, this can result in higher power consumption.

Correction value	Minute	Second	Correction pulses on INT_1 per second ¹⁾
+1 or -1	02	00	1
+2 or -2	02	00 and 01	1
+3 or -3	02	00, 01 and 02	1
:	:	:	:
+59 or -59	02	00 to 58	1
+60 or -60	02	00 to 59	1
+61 or -61	02 02	00 to 58 59	1 2
+62 or -62	02 02	00 to 58 59	1 2
+63 or -63	02 02	00 to 58 59	1 4
-64	02 02	00 to 58 59	1 5

Correction pulses for MODE = 1:

¹⁾ The correction pulses on pin $\overline{INT_x}$ are $\frac{1}{4096}$ s wide. For multiple pulses, they are repeated at an interval of $\frac{1}{2048}$ s.

In MODE = 1, any timer source clock output using a frequency below 4.096 kHz is also affected by the clock correction.

Effect of clock correction for MODE = 1:

CLKOUT frequency (Hz)	Effect of correction	Timer source clock frequency (Hz)	Effect of correction
32'768	No effect	4'096	No effect
16'384	No effect	64	Affected
8'192	No effect	1	Affected
4'096	No effect	¹ / ₆₀	Affected
1'024	No effect	¹ / ₃₆₀₀	Affected
32	Affected	-	-
1	Affected	-	-

9.7.3. OFFSET CALIBRATION WORKFLOW

The calibration offset has to be calculated based on the time. The figure below shows the workflow how the offset register values can be calculated:

Offset calibration calculation workflow:



9.8. CLKOUT FREQUENCY SELECTION

Clock output operation is controlled by the COF[2:0] in the Timer & CLKOUT register. Frequencies of 32.768 kHz (default) down to 1 Hz can be generated (see table below) for use as a system clock, microcontroller clock, input to a charge pump, or for calibration of the oscillator.

A programmable square wave is available at pin $\overline{INT_1}$ and pin CLKOUT, which are both open-drain outputs. Pin $\overline{INT_1}$ has both functions of $\overline{INT_1}$ and CLKOUT combined.

The duty cycle of the selected clock is not controlled but due to the nature of the clock generation, all clock frequencies except 32.768 kHz have a duty cycle of 50 : 50.

The STOP bit function can also affect the CLKOUT signal, depending on the selected frequency. When STOP is active, the $\overline{INT_1}$ and CLKOUT pins will be high-impedance for all frequencies except of 32.768 kHz, 16.384 kHz and 8.192 kHz. For more details, see section 9.10.

COF[2:0]	CLKOUT frequency (Hz)	Typical duty cycle ¹⁾	Effect of STOP bit
000 ²⁾	32'768	60 : 40 to 40 : 60	No effect
001	16'384	50 : 50	No effect
010	8'192	50 : 50	No effect
011	4'096	50 : 50	CLKOUT = high-Z
100	1'024	50 : 50	CLKOUT = high-Z
101	32	50 : 50 ³⁾	CLKOUT = high-Z
110	1	50 : 50 ³⁾	CLKOUT = high-Z
111	CLKOUT disabled (high-Z)		

¹⁾ Duty cycle definition: % HIGH-level time : % LOW-level time.

²⁾ Default value.

³⁾ Clock frequencies may be affected by offset correction.

9.9. TIMER

Programmable timer characteristics:

TAQ[2:0] TBQ[2:0]	Timer source clock frequency	Units	Minimum timer-period (n = 1)	Units	Maximum timer-period (n = 255)	Units
000	4.096	kHz	244	μs	62.256	ms
001	64	Hz	15.625	ms	3.984	S
010	1	Hz	1	s	255	S
011	¹ / ₆₀	Hz	1	min	255	min
111 110 100	¹ / ₃₆₀₀	Hz	1	hour	255	hour

9.9.1.TIMER A

With the bit field TAC[1:0] in register Timer & CLKOUT (0Fh) Timer A can be configured as a countdown timer (TAC[1:0] = 01) or watchdog timer (TAC[1:0] = 10).

Watchdog timer function:

The three bits TAQ[2:0] in register Timer A Clock (10h) determine one of the five source clock frequencies for the watchdog timer: 4.096 kHz, 64 Hz, 1 Hz, $\frac{1}{60}$ Hz or $\frac{1}{3600}$ Hz (see section 8.6.2.).

The generation of interrupts from the watchdog timer is controlled by using WTAIE bit (register Control 2).

When configured as a watchdog timer (TAC[1:0] = 10), the 8-bit timer value in register Timer A (11h) determines the watchdog timer-period.

The watchdog timer counts down from value n in register Timer A (11h). When the counter reaches 1, the watchdog timer flag WTAF (register Control 2) is set logic 1 on the next rising edge of the timer clock (see figure below). In that case:

- If WTAIE = 1, an interrupt will be generated
- If WTAIE = 0, no interrupt will be generated

The interrupt generated by the watchdog timer function of timer A may be generated as pulsed signal or a permanently active signal. The TAM bit (register Timer & CLKOUT) is used to control the interrupt generation mode.

The counter does not automatically reload. When loading the counter with any valid value of n, except 0:

- The flag WTAF is reset (WTAF = 0)
- Interrupt is cleared
- The watchdog timer starts

When loading the counter with 0:

- The flag WTAF is reset (WTAF = 0)
- Interrupt is cleared
- The watchdog timer stops

WTAF is read only. A read of the register Control 2 (01h) automatically resets WTAF (WTAF = 0) and clears the interrupt.

Watchdog activates an interrupt when timed out:



Countdown timer function:

When configured as a countdown timer (TAC[1:0] = 01), timer A counts down from the software programmed 8-bit binary value n in register Timer A (11h). When the counter reaches 1, the following events occur on the next rising edge of the timer clock (see figure below):

- The countdown timer flag CTAF (register Control 2) is set logic 1
- When the interrupt generation is enabled (CTAIE = 1), an interrupt signal on INT_1 is generated
- The counter automatically reloads
- The next timer-period starts

General countdown timer behavior:



At the end of every countdown, the timer sets the countdown timer flag CTAF (register Control 2). CTAF may only be cleared by using the interface. Instructions, how to clear a flag, are given in section 9.5.

When reading the timer, the current countdown value is returned and **not** the initial value n. Since it is not possible to freeze the countdown timer counter during read back, it is recommended to read the register twice and check for consistent results.

If a new value of n is written before the end of the actual timer-period, this value takes immediate effect. It is not recommended to change n without first disabling the counter by setting TAC[1:0] = 00 (register Timer & CLKOUT). The update of n is asynchronous to the timer clock. Therefore changing it on the fly could result in a corrupted value loaded into the countdown counter. This can result in an undetermined countdown period for the first period. The countdown value n will be correctly stored and correctly loaded on subsequent timer-periods.

Loading the counter with 0 effectively stops the timer.

When starting the countdown timer for the first time, only the first period does not have a fixed duration. The amount of inaccuracy for the first timer-period depends on the chosen source clock, see next page table.

Timer source clock	Minimum timer-period	Maximum timer-period
4.096 kHz	n	n + 1
64 Hz	n	n + 1
1 Hz	(n - 1) + ¹ / ₆₄ Hz	n + ¹ / ₆₄ Hz
¹ / ₆₀ Hz	(n - 1) + ¹ / ₆₄ Hz	n + ¹ / ₆₄ Hz
¹ / ₃₆₀₀ Hz	$(n - 1) + \frac{1}{64}$ Hz	$n + \frac{1}{64}$ Hz

First period delay for timer counter value n:

The generation of interrupts from the countdown timer is controlled via the CTAIE bit (register Control 2).

When the interrupt generation is enabled (CTAIE = 1) and the countdown timer flag CTAF is set logic 1, an interrupt signal on INT_1 is generated. The interrupt may be generated as a pulsed signal every countdown period or as a permanently active signal, which follows the condition of CTAF (register Control 2). The TAM bit (register Timer & CLKOUT) is used to control this mode selection. The interrupt output may be disabled with the CTAIE bit (register Control 2).

9.9.2.TIMER B

Timer B can only be used as a countdown timer and can be switched on and off by the TBC bit in register Timer & CLKOUT (0Fh).

The generation of interrupts from the countdown timer is controlled via the CTBIE bit (register Control 2).

When enabled, it counts down from the software programmed 8 bit binary value n in register Timer B (13h). When the counter reaches 1, on the next rising edge of the timer clock, the following events occur (see figure below):

- The countdown timer flag CTBF (register Control 2) is set logic 1
- When the interrupt generation is enabled (CTBIE = 1), interrupt signals on $\overline{INT_1}$ and $\overline{INT_2}$ are generated
- The counter automatically reloads
- The next timer-period starts

General countdown timer behavior:



At the end of every countdown, the timer sets the countdown timer flag CTBF (register Control 2). CTBF may only be cleared by using the interface. Instructions, how to clear a flag, are given in section 9.5.

When reading the timer, the current countdown value is returned and **not** the initial value n. Since it is not possible to freeze the countdown timer counter during read back, it is recommended to read the register twice and check for consistent results.

If a new value of n is written before the end of the actual timer-period, this value will take immediate effect. It is not recommended to change n without first disabling the counter by setting TBC logic 0 (register Timer & CLKOUT). The update of n is asynchronous to the timer clock. Therefore changing it on the fly could result in a corrupted value loaded into the countdown counter. This can result in an undetermined countdown period for the first period. The countdown value n will be correctly stored and correctly loaded on subsequent timer-periods.

Loading the counter with 0 effectively stops the timer.

When starting the countdown timer for the first time, only the first period does not have a fixed duration. The amount of inaccuracy for the first timer-period depends on the chosen source clock; see section 9.9.1.

When the interrupt generation is enabled (CTBIE = 1) and the countdown timer flag CTAF is set logic 1, interrupt signals on $\overline{INT_1}$ and $\overline{INT_2}$ are generated. The interrupt may be generated as a pulsed signal every countdown period or as a permanently active signal, which follows the condition of CTBF (register Control 2). The TBM bit (register Timer & CLKOUT) is used to control this mode selection. Interrupt output may be disabled with the CTBIE bit (register Control 2).

9.9.3.SECOND INTERRUPT TIMER

The RV-8523 has a pre-defined timer, which is used to generate an interrupt once per second. The pulse generator for the second interrupt timer operates from an internal 64 Hz clock and generates a pulse of $\frac{1}{64}$ s in duration. It is independent of the watchdog or countdown timer and can be switched on and off by the SIE bit in register Control 1 (00h).

The interrupt generated by the second interrupt timer may be generated as pulsed signal every second or as a permanently active signal. The TAM bit (register Timer & CLKOUT) is used to control the interrupt generation mode.

When the second interrupt timer is enabled (SIE = 1), then the timer sets the flag SF (register Control 2) every second (see table below). SF may only be cleared by using the interface. Instructions, how to clear a flag, are given in section 9.5.

Effect of bit SIE on INT_1 and bit SF:

SIE	Result on INT_1	Result on SF
0	No interrupt generated	SF never set
1	An interrupt once per second	SF set when seconds counter increments

When SF is logic 1:

- If TAM (register Timer & CLKOUT) is logic 1, the interrupt is generated as a pulsed signal every second
- If TAM is logic 0, the interrupt is a permanently active signal that remains, until SF is cleared

Example for second interrupt when TAM = 1:



Example for second interrupt when TAM = 0:



9.9.4.TIMER INTERRUPT PULSE

The timer interrupt is generated as a pulsed signal when TAM or TBM are set logic 1. The pulse generator for the timer interrupt also uses an internal clock, but this time it is dependent on the selected source clock for the timer and on the timer register value n. So, the width of the interrupt pulse varies; see tables below.

Source clock (Hz)	Interrupt pulse width			
	n = 1 ¹⁾	n > 1 ¹⁾		
4096	122 μs	244 μs		
64	7.812 ms	15.625 ms		
1	15.625 ms	15.625 ms		
¹ / ₆₀	15.625 ms	15.625 ms		
¹ / ₃₆₀₀	15.625 ms	15.625 ms		

Interrupt low pulse width for timer A (pulse mode, bit TAM set logic 1):

¹⁾ n = loaded timer register value. Timer stops when n = 0.

For timer B, interrupt pulse width is programmable via bit TBM (register Timer & CLKOUT).

	Interrupt pulse width				
	$n = 1^{1}$	n > 1 ¹⁾			
4096	122 μs	244 μs			
64	7.812 ms	See section 8.6.4. ²⁾			
1	See section 8.6.4.	:			
1/60	:				
¹ / ₃₆₀₀	:	:			

Interrupt low pulse width for timer B (pulse mode, bit TBM set logic 1):

¹⁾ n = loaded timer register value. Timer stops when n = 0.

²⁾ If pulse period is shorter than the setting via bit TBW[2:0], the interrupt pulse width is set to 15.625 ms.

When flags like SF, CTAF, WTAF and CTBF are cleared before the end of the interrupt pulse, then the interrupt pulse is shortened. This allows the source of a system interrupt to be cleared immediately when it is serviced, that is, the system does not have to wait for the completion of the pulse before continuing; see figures below. Instructions for clearing flags can be found in section 9.5. Instructions for clearing the bit WTAF can be found in section 9.9.1.

Example of shortening the INT_1 pulse by clearing the SF flag:



¹⁾ Indicates normal duration of $\overline{INT_1}$ pulse.

Example of shortening the INT_1 pulse by clearing the CTAF flag:



 $^{\rm 1)}$ Indicates normal duration of $\rm \overline{INT_1}$ pulse.

9.10.STOP BIT FUNCTION

The STOP bit function allows the accurate starting of the time circuits. The STOP bit function causes the upper part of the prescaler (F_2 to F_{14}) to be held in reset and thus no 1 Hz ticks are generated. The time circuits can then be set and do not increment until the STOP bit is released (see figure below).





STOP does not affect the output of 32.768 kHz, 16.384 kHz or 8.192 kHz (see section 8.6.1.).

The lower two stages of the prescaler (F_0 and F_1) are not reset and because the I^2C bus interface is asynchronous to the crystal oscillator, the accuracy of re-starting the time circuits will be between 0 and one 8.192 kHz cycle (see figure below).

STOP bit release timing:



The first increment of the time circuits is between 0.499878 s and 0.500000 s after STOP is released. The uncertainty is caused by the prescaler bits F_0 and F_1 not being reset (see table below).

First increment of the time circuits after STOP release:

Bit	Prescaler bits ¹⁾	1 Ha Tiek	Time	Comment
STOP	F ₀ F ₁ -F ₂ to F ₁₄	I HZ LICK	hh:mm:ss	Comment
Clock is running norm	nally			
0	01-0000111010100		12:45:12	Prescaler counting normally
STOP bit is activated	by user; F_0 and F_1 are not re	set and values	cannot be predicte	ed externally
1	XX-000000000000		12:45:12	Prescaler is reset; time circuits are frozen
New time is set by us	er			
1	XX-000000000000		08:00:00	Prescaler is reset; time circuits are frozen
STOP is released by	user			
0	XX-000000000000	sc	08:00:00	Prescaler is now running
0	XX-100000000000	0000	08:00:00	-
0	XX-010000000000	0.05(08:00:00	-
0	XX-110000000000	78 s to	08:00:00	-
:	:	1998	:	:
0	11-111111111110	° <mark></mark>	08:00:00	-
0	00-000000000001		08:00:01	0 to 1 transition of F ₁₄ increments the time circuits
0	10-000000000001		08:00:01	-
:	:	1 s	:	:
0	11-111111111111]	08:00:01	-
0	00-000000000000		08:00:01	-
:	:	Î	:	-
0	11-111111111110		08:00:01	-
0	00-000000000001		08:00:02	0 to 1 transition of F ₁₄ increments the time circuits

 $^{\rm 1)}$ F_0 is clocked at 32.768 kHz.

10.CHARACTERISTICS OF THE I²C BUS

The I²C bus is for bidirectional, two-line communication between different ICs or modules. The two lines are a Serial DAta line (SDA) and a Serial CLock line (SCL). Both lines are connected to a positive supply via pull-up resistors. Data transfer is initiated only when the bus is not busy.

10.1.BIT TRANSFER

One data bit is transferred during each clock pulse. The data on the SDA line remains stable during the HIGH period of the clock pulse, as changes in the data line at this time are interpreted as a control signals. Data changes should be executed during the LOW period of the clock pulse (see figure below).

Bit transfer:



10.2.START AND STOP CONDITIONS

Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line, while the clock is HIGH, is defined as the START condition (S). A LOW-to-HIGH transition of the data line, while the clock is HIGH, is defined as the STOP condition (P) (see figure below).

Definition of START and STOP conditions:



For this device, a repeated START is not allowed. Therefore, a STOP has to be released before the next START.

10.3.SYSTEM CONFIGURATION

Since multiple devices can be connected with the I²C bus, all I²C bus devices have a fixed and unique device number built-in to allow individual addressing of each device.

The device that controls the I²C bus is the Master; the devices which are controlled by the Master are the Slaves. A device generating a message is a Transmitter; a device receiving a message is the Receiver. The RV-8523 acts as a Slave-Receiver or Slave-Transmitter.

Before any data is transmitted on the I²C bus, the device which should respond is addressed first. The addressing is always carried out with the first byte transmitted after the start procedure. The clock signal SCL is only an input signal, but the data signal SDA is a bidirectional line.

System configuration:



10.4. ACKNOWLEDGE

The number of data bytes transferred between the START and STOP conditions from transmitter to receiver is unlimited. Each byte of 8 bits is followed by an acknowledge cycle.

- A slave receiver, which is addressed, must generate an acknowledge cycle after the reception of each byte
- Also a master receiver must generate an acknowledge cycle after the reception of each byte that has been clocked out of the slave transmitter
- The device that acknowledges must pull-down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the related acknowledge clock pulse (set-up and hold times must be considered)
- A master receiver must signal an end of data to the transmitter by not generating an acknowledge cycle on the last byte that has been clocked out of the slave. In this event, the transmitter must leave the data line HIGH to enable the master to generate a STOP condition

Acknowledgement on the I^2C bus is shown on the figure below.

Acknowledgement on the I²C bus:



11.I²C BUS PROTOCOL

11.1. ADDRESSING

One I^2C bus slave address (1101000) is reserved for the RV-8523. The entire I^2C bus slave address byte is shown in the table below:

I²C salve address byte:

	Slave address							
	7	6	5	4	3	2	1	0
Bit	MSB							LSB
	1	1	0	1	0	0	0	R/\overline{W}

After a START condition, the I²C slave address has to be sent to the RV-8523 device.

The R/ \overline{W} bit defines the direction of the following single or multiple byte data transfer. In the write mode, a data transfer is terminated by sending either the STOP condition or the START condition of the next data transfer.

11.2.CLOCK AND CALENDAR READ AND WRITE CYCLES

11.2.1. WRITE MODE

Master transmits to Slave-Receiver at specified address. The Word Address is 4-bit value that defines which register is to be accessed next. The upper four bits of the Word Address are not used. After reading or writing one byte, the Word Address is automatically incremented by 1.

- 1) Master sends out the "Start Condition".
- 2) Master sends out the "Slave Address", D0h for the RV-8523; the R/ \overline{W} bit in write mode.
- 3) Acknowledgement from the RV-8523.
- 4) Master sends out the "Word Address" to the RV-8523.
- 5) Acknowledgement from the RV-8523.
- 6) Master sends out the "data" to write to the specified address in step 4).
- 7) Acknowledgement from the RV-8523.
- 8) Steps 6) and 7) can be repeated if necessary. The address will be incremented automatically in the RV-8523.
- 9) Master sends out the "Stop Condition".



11.2.2. READ MODE AT SPECIFIC ADDRESS

Master reads data after setting Word Address:

- 1) Master sends out the "Start Condition".
- 2) Master sends out the "Slave Address", D0h for the RV-8523; the R/ \overline{W} bit in write mode.
- 3) Acknowledgement from the RV-8523.
- 4) Master sends out the "Word Address" to the RV-8523.
- 5) Acknowledgement from the RV-8523.
- 6) Master sends out the "Re-Start Condition" ("Stop Condition" followed by "Start Condition")
- 7) Master sends out the "Slave Address", D1h for the RV-8523; the R/ \overline{W} bit in read mode.
- Acknowledgement from the RV-8523.
 At this point, the Master becomes a Receiver, the Slave becomes the Transmitter.
- At this point, the Master becomes a Receiver, the Slave becomes the Transmitte
- 9) The Slave sends out the "data" from the Word Address specified in step 4).
- 10) Acknowledgement from the Master.
- 11) Steps 9) and 10) can be repeated if necessary.
- The address will be incremented automatically in the RV-8523.
- 12) The Master, addressed as Receiver, can stop data transmission by not generating an acknowledge on the last byte that has been sent from the Slave-Transmitter. In this event, the Slave-Transmitter must leave the data line HIGH to enable the Master to generate a stop condition.
- 13) Master sends out the "Stop Condition".



11.2.3. READ MODE

Master reads Slave-Transmitter immediately after first byte:

- 1) Master sends out the "Start Condition".
- 2) Master sends out the "Slave Address", D1h for the RV-8523; the R/ \overline{W} bit in read mode.
- 3) Acknowledgement from the RV-8523.
 - At this point, the Master becomes a Receiver, the Slave becomes the Transmitter
- 4) The RV-8523 sends out the "data" from the last accessed Word Address incremented by 1.
- 5) Acknowledgement from the Master.
- 6) Steps 4) and 5) can be repeated if necessary.
- The address will be incremented automatically in the RV-8523.
- 7) The Master, addressed as Receiver, can stop data transmission by not generating an acknowledge on the last byte that has been sent from the Slave-Transmitter. In this event, the Slave-Transmitter must leave the data line HIGH to enable the Master to generate a stop condition.
- 8) Master sends out the "Stop Condition".



12.ABSOLUTE MAXIMUM RATING

PARAMETER	SYMBOL	CONDITIONS	MIN.	MAX.	UNIT
Supply voltage	V _{DD}		-0.5	+6.5	V
Battery supply voltage	VBACKUP		-0.5	+6.5	V
Input voltage	VI		-0.5	+6.5	V
Output voltage	Vo		-0.5	+6.5	V
Supply current	I _{DD}		-50	+50	mA
DC Input current	li		-10	+10	mA
DC Output current	lo		-10	+10	mA
Electrostatic discharge voltage	V	HBM ¹⁾	-	+/-2000	V
Electrostatic discharge voltage V _{ESE}		CDM ²⁾	-	+/-1500	V
Latch-up current	ILU	3)	-	100	mA
Operating temperature range	T _{OPR}		-40	+85	℃°
Storage temperature range	T _{STO}	Stored as bare product	-55	+125	C

¹⁾ Pass level; Human Body Model (HBM), according to JESD22-A114.
 ²⁾ Pass level; Charged-Device Model (CDM), according to JESD22-C101.
 ³⁾ Pass level; latch-up testing, according to JESD78 at maximum ambient temperature (T_{amb(max)} = +85 °C).

13.FREQUENCY CHARACTERISTICS

PARAMETER	SYMBOL	CONDITIONS	TYP.	MAX.	UNIT
Frequency precision	ΔF/F	$T_{AMB} = +25 \text{°C}$ $V_{DD} = 3.0 \text{ V}$	+/-10	+/-20	ppm
Frequency vs. voltage characteristics	ΔF/V	$T_{AMB} = +25 ^{\circ}C$ $V_{DD} = 1.8 ^{\circ}V$ to 5.5 V	+/-0.8	+/-1.5	ppm/V
Frequency vs. temperature characteristics	$\Delta F/F_{OPR}$	$T_{REF} = +25 \degree C$ $V_{DD} = 3.0 V$	-0.035 ^{ppm} /₀ +/-1	² (T _{OPR} -T _O) ² 0%	ppm
Turnover temperature	T ₀		+25	+/-5	°C
Aging first year max.	$V_O \Delta F/F$	At 25℃		+/-3	ppm
Oscillator start-up time	T _{START}	At 25℃	350	500	ms
CLKOUT duty cycle	δ _{CLKOUT}	At 25℃	50	40/60	%

13.1.FREQUENCY VS. TEMPERATURE CHARACTERISTICS



RV-8523

14.DC CHARACTERISTICS

 V_{DD} = 1.2 V to 5.5 V; V_{SS} = 0 V; T_{AMB} = -40 °C to +85 °C; f_{OSC} = 32.768 kHz; unless otherwise specified

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Power Supply Voltage		•				
		For clock data integrity I ² C bus inactive	1.2	-	5.5	V
Supply voltage	V _{DD}	I ² C bus active	1.6	-	5.5	V
		Power management function active	1.8	-	5.5	V
Slew rate	SR	Of V _{DD}	-	-	+/-0.5	V/ms
Battery supply voltage	VBACKUP	Power management function active	1.8	-	5.5	V
Power Supply Current						
Current consumption		$f_{SCL} = 1000 \text{ kHz}$ $V_{DD} = 3.0 \text{ V}$	-	100	200	μΑ
I'C bus active	00	f _{SCL} = 100 kHz V _{DD} = 3.0 V	-	50	100	μΑ
Current consumption'' I ² C bus inactive (f _{SCL} = 0 Hz) Interrupts disabled CLKOUT disabled	I _{DDO}	V _{DD} = 3.0 V	-	130	180	nA
Power management fct. disabled (PM[2:0] = 111) $T_{AMB} = 25 ^{\circ}C$		V _{DD} = 2.0 V	-	110	160	nA
Current consumption ¹⁾ $I^{2}C$ bus inactive ($f_{SCL} = 0$ Hz) Interrupts disabled CLKOUT disabled Power management fct. disabled (PM[2:0] = 111) $T_{AMB} = -40$ to $+85^{\circ}C$	IDDO	$V_{DD} = 2.0 \text{ to } 5.0 \text{ V}$	-	-	500	nA
Current consumption ²⁾ l^2 C bus inactive ($f_{SCL} = 0$ Hz) Interrupts disabled CLKOUT enabled (32.768 kHz) Power management fct. enabled (PM[2:0] = 000) T _{AMB} = 25 °C	I _{DD32k}	V_{BACKUP} or $V_{DD} = 3.0 V$	-	1200	-	nA
Current consumption ²⁷ I ² C bus inactive ($f_{SCL} = 0$ Hz) Interrupts disabled CLKOUT enabled (32.768 kHz) Power management fct. enabled (PM[2:0] = 000) T _{AMB} = -40 to +85 °C	I _{DD32k}	V_{BACKUP} or $V_{DD} = 2.0$ to 5.0 V	-	-	3600	nA
Battery leakage current	I _{L(bat)}	V _{DD} active; V _{BACKUP} = 3.0 V	-	50	100	nA
Power Management	1	T	1	1		
Battery switch threshold voltage	V _{th(sw)bat}		2.28	2.5	2.7	V

Inputs ³⁾						
LOW level input voltage	VIL		-	-	30% V _{DD}	V
HIGH level input voltage	VIH		$70\% V_{DD}$	-	-	V
Input voltage	Vi		-0.5	-	V _{DD} +0.5	V
		$V_{I} = V_{DD} \text{ or } V_{SS}$	-	0	-	nA
input leakage current	ILI	Post ESD event	-1	-	+1	μA
Input capacitance ⁴⁾	Cı		-	-	7	pF
Outputs						
Output voltage	Vo	On pins INT_1, INT_2, CLKOUT, SDA (refers to ext. pull-up voltage)	-0.5	-	5.5	V
LOW level output voltage	Vol		V _{SS}	-	0.4	V
LOW level output current ⁵⁾	I _{OL}	$\begin{array}{c} \text{Output sink current;}\\ \text{On pins }\overline{\text{INT_1}} \ , \ \overline{\text{INT_2}} \ ,\\ \text{CLKOUT}\\ \text{V}_{\text{OL}} = 0.4 \ \text{V;} \ \text{V}_{\text{DD}} = 5.0 \ \text{V} \end{array}$	1.5	-	-	mA
		On pin SDA $V_{OL} = 0.4 V$; $V_{DD} = 3.0 V$	20	-	-	mA
Output lookago ourront	L .	$V_{O} = V_{DD} \text{ or } V_{SS}$	-	0	-	nA
Output leakage culterit	ILO	Post ESD event	-1	-	+1	μA

V_{DD} = 1.2 V to 5.5 V; V_{SS} = 0 V; T_{AMB} = -40 °C to +85 °C; f_{OSC} = 32.768 kHz; unless otherwise specified

¹⁾ Timer source clock = $1/_{3600}$ Hz, level of pins SCL and SDA is V_{DD} or V_{SS}. ²⁾ When the device is supplied via the V_{BACKUP} pin instead of the V_{DD} pin, the current values for I_{BACKUP} will be as specified for I_{DD} under the same ³⁾ The I²C bus is 5 V tolerant. ⁴⁾ Implicit by design. ⁵⁾ Tested on sample basis.

15.1²C BUS INTERFACE TIMING

All timing characteristics are valid within the operating supply voltage and ambient temperature range and reference to 30% and 70% with an input voltage swing of V_{SS} to V_{DD} (see figure below).

PARAMETER	SYMBOL	STAN MC	DARD DE	FAST (F	MODE M)	FAST PLUS	MODE (FM+) ¹⁾	UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Pin SCL						•		
SCL clock frequency ²⁾	f _{SCL}	-	100	-	400	-	1000	kHz
LOW period of the SCL clock	t _{LOW}	4.7	-	1.3	-	0.5	-	μs
HIGH period of the SCL clock	t _{ніGH}	4.0	-	0.6	-	0.26	-	μs
Pin SDA								
Data setup time	t _{SU;DAT}	250	-	100	-	50	-	ns
Data hold time	t _{HD;DAT}	0	-	0	-	0	-	ns
Pins SCL and SDA								
Bus free time between STOP and START condition	t _{BUF}	4.7	-	1.3	-	0.5	-	μs
Setup time for STOP condition	t _{SU;STO}	4.0	-	0.6	-	0.26	-	μs
Hold time (repeated) START condition	t _{HD;STA}	4.0	-	0.6	-	0.26	-	μs
Setup time for a repeated START condition	t _{su;sta}	4.7	-	0.6	-	0.26	-	μs
Rise time of both SDA and SCL signals ^{3) 4)}	tr	-	1000	20+0.1Cb	300	-	120	ns
Fall time of both SDA and SCL signals ^{3) 4)}	t _f	-	300	20+0.1Cb	300	-	120	ns
Capacitive load for each bus line	Cb	-	400	-	400	-	550	pF
Data valid acknowledge time ⁵⁾	t _{VD;ACK}	-	3.45	-	0.9	-	0.45	μs
Data valid time ⁶⁾	t _{VD;DAT}	-	3.45	-	0.9	-	0.45	μs
Pulse width of spikes that must be suppressed by the input filter $^{7\!\mathrm{l}}$	t _{SP}	-	50	-	50	-	50	ns

¹⁾ Fast mode plus guaranteed at 3.0 V < V_{DD} < 5.5 V. ²⁾ The minimum SCL clock frequency is limited by the bus time-out feature, which resets the serial bus interface if either the SDA or SCL is held LOW for a minimum of 25 ms. The bus time-out feature must be disabled for DC operation.

³⁾ A master device must internally provide a hold time of at least 300 ns for the SDA signal (refer to the V_{IL} of the SCL signal) in order to bridge the undefined region of the falling edge of SCL. ⁴⁾ The maximum t_f for the SDA and SCL bus lines is 300 ns. The maximum fall time for the SDA output stage, t_f is 250 ns. This allows series

protection resistors to be connected between the SDA pin, the SCL pin and the SDA/SCL bus lines without exceeding the maximum t₁.

 5 t_{VD,ACK} = time for acknowledgement signal from SCL LOW to SDA output LOW.

 $_{\text{D}}^{6)}$ t_{VD;DAT} = minimum time for valid SDA output following SCL LOW.

⁷⁾ Input filters on the SDA and SCL inputs suppress noise spikes of less than 50 ns.

15.1.TIMING DIAGRAM



16.APPLICATION DIAGRAM



17. RECOMMENDED REFLOW TEMPERATURE (LEADFREE SOLDERING)



18.1. DIMENSIONS AND SOLDERPADS LAYOUT



Package dimensions (bottom view):



Recommended solderpad layout:

All dimensions in mm typical.

18.2. MARKING AND PIN #1 INDEX



19.PACKING INFORAMTION

19.1.CARRIER TAPE

12 mm Carrier-Tape:

Cover Tape:

Material:

Polystyrene / Butadine or Polystyrol black, conductive

Base Material: Adhesive Material:

Polyester, conductive 0.061 mm Pressure-sensitive Synthetic Polymer



Tape Leader and Trailer: 300 mm minimum. All dimensions in mm.

19.2. PARTS PER REEL

C3 Package:

Reels:

Diameter	Material	RTC's per reel
7"	Plastic, Polystyrol	1'000
7"	Plastic, Polystyrol	3'000





20.HANDLING PRECAUTIONS FOR CRYSTALS OR MODULES WITH EMBEDDED CRYSTALS

The built-in tuning-fork crystal consists of pure Silicon Dioxide in crystalline form. The cavity inside the package is evacuated and hermetically sealed in order for the crystal blank to function undisturbed from air molecules, humidity and other influences.

Shock and vibration:

Keep the crystal / module from being exposed to **excessive mechanical shock and vibration**. Micro Crystal guarantees that the crystal / module will bear a mechanical shock of 5000g / 0.3 ms.

The following special situations may generate either shock or vibration:

Multiple PCB panels - Usually at the end of the pick & place process the single PCBs are cut out with a router. These machines sometimes generate vibrations on the PCB that have a fundamental or harmonic frequency close to 32.768 kHz. This might cause breakage of crystal blanks due to resonance. Router speed should be adjusted to avoid resonant vibration.

Ultrasonic cleaning - Avoid cleaning processes using ultrasonic energy. These processes can damages crystals due to mechanical resonance of the crystal blank.

Overheating, rework high temperature exposure:

Avoid overheating the package. The package is sealed with a seal ring consisting of 80% Gold and 20% Tin. The eutectic melting temperature of this alloy is at 280 °C. Heating the seal ring up to >280 °C will cause melting of the metal seal which then, due to the vacuum, is sucked into the cavity forming an air duct. This happens when using hot-air-gun set at temperatures >300 °C.

Use the following methods for rework:

- Use a hot-air- gun set at 270 ℃.
- Use 2 temperature controlled soldering irons, set at 270 °C, with special-tips to contact all solder-joints from both sides of the package at the same time, remove part with tweezers when pad solder is liquid.

21.DOCUMENT REVISION HISTORY

Date	Revision #	Revision Details
January 2013	1.0	First release

Information furnished is believed to be accurate and reliable. However, Micro Crystal assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. In accordance with our policy of continuous development and improvement, Micro Crystal reserves the right to modify specifications mentioned in this publication without prior notice. This product is not authorized for use as critical component in life support devices or systems.